

FIG. 1A




FIG. 1B

[illegible]

The diagram illustrates a non-volatile memory system (200) with the following components and connections:

- Serial Interface (209):** Receives external data and provides input to the Address Register (231), Command Register (225), and Command Decoder (229).
- Address Register (231):** Outputs an address signal to the Decoder (233).
- Decoder (233):** Receives the address signal and outputs control signals to the registers (221-227) and the Command Decoder (229).
- Command Register (225):** Receives commands from the Serial Interface and outputs control signals to the registers (221-227) and the Command Decoder (229).
- Command Decoder (229):** Receives commands from the Serial Interface and outputs control signals to the registers (221-227) and the Command Decoder (229).
- Registers (221-227):** A series of registers that receive control signals from the Address Register, Command Register, and Command Decoder. They output signals to the sectors (211-213).
- Sectors (211-213):** A stack of memory sectors that receive data from the registers and output signals to the external system.
- Enable Erase Command (209):** An external input that controls the erase operation of the memory system.

FIG. 3A






FIG. 4



5 / 5



WRITE DATA PATH CONTROL

FIG. 7




FIG. 8

HARI-0600

(1 of 6)

JC690 U.S. PTO
09/657482
09/08/98




FIG. 1A





FIG. 1B



FIG_2




FIG-3c






FIG. 4



SECTOR PARTITION

FIG-5



FIG_ 6




FIG - 7




FIG. 8